CMOS PLL synthesizers : analysis and design / Keliu Shu, Edgar Sánchez-Sinencio.
"CMOS PLL Synthesizers: Analysis and Design presents both fundamentals and state-of-the-art PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis is given. A 16mW, 2.4GHz, sub-2V, S D fractional-N synthesizer prototype is...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Book |
| Language: | English |
| Published: |
New York, N.Y. :
Springer,
©2005.
|
| Series: | Kluwer international series in engineering and computer science ;
783. Kluwer international series in engineering and computer science. Analog circuits and signal processing. |
| Subjects: |
MARC
| LEADER | 00000cam a2200000Ia 4500 | ||
|---|---|---|---|
| 001 | b3744189 | ||
| 003 | CoU | ||
| 005 | 20060228092425.0 | ||
| 008 | 050209s2005 nyua 000 0 eng d | ||
| 020 | |a 0387236686 | ||
| 020 | |a 0387236694 (e-ISBN) | ||
| 035 | |a (OCoLC)ocm57593669 | ||
| 040 | |a EUN |c EUN |d OCLCQ |d OHX |d UKM |d OCL |d FDA |d BAKER |d NDD |d COD |d OrLoB-B | ||
| 049 | |a CODI | ||
| 072 | 7 | |a TK |2 lcco | |
| 090 | |a TK7872.F73 |b S58 2005 | ||
| 090 | |a TK7872.F73 |b S58 2005 | ||
| 100 | 1 | |a Shu, Keliu. |0 http://id.loc.gov/authorities/names/nb2005007650. | |
| 245 | 1 | 0 | |a CMOS PLL synthesizers : |b analysis and design / |c Keliu Shu, Edgar Sánchez-Sinencio. |
| 260 | |a New York, N.Y. : |b Springer, |c ©2005. | ||
| 300 | |a xvi, 215 pages : |b illustrations ; |c 25 cm. | ||
| 336 | |a text |b txt |2 rdacontent. | ||
| 337 | |a unmediated |b n |2 rdamedia. | ||
| 338 | |a volume |b nc |2 rdacarrier. | ||
| 490 | 1 | |a Kluwer international series in engineering and computer science ; |v 783. |a Analog circuits and signal processing. | |
| 504 | |a Includes bibliographical references and index. | ||
| 520 | 1 | |a "CMOS PLL Synthesizers: Analysis and Design presents both fundamentals and state-of-the-art PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis is given. A 16mW, 2.4GHz, sub-2V, S D fractional-N synthesizer prototype is implemented in 0.35mm CMOS. It features a high-speed and robust phase-switching prescaler, and a low-complexity and area-efficient loop capacitance multiplier, which tackle speed and integration bottlenecks of PLL synthesizers." "This book is useful as a PLL synthesizer manual for both academic researchers and industry design engineers."--BOOK JACKET. | |
| 650 | 0 | |a Metal oxide semiconductors, Complementary. |0 http://id.loc.gov/authorities/subjects/sh85084067. | |
| 650 | 0 | |a Phase-locked loops. |0 http://id.loc.gov/authorities/subjects/sh85100640. | |
| 650 | 0 | |a Frequency synthesizers |x Design and construction. | |
| 700 | 1 | |a Sánchez-Sinencio, Edgar. |0 http://id.loc.gov/authorities/names/n82216761 |1 http://isni.org/isni/000000010854692X. | |
| 830 | 0 | |a Kluwer international series in engineering and computer science ; |v 783. |0 http://id.loc.gov/authorities/names/n84749953. | |
| 830 | 0 | |a Kluwer international series in engineering and computer science. |p Analog circuits and signal processing. |0 http://id.loc.gov/authorities/names/n92072416. | |
| 907 | |a .b37441899 |b 03-19-20 |c 06-17-05 | ||
| 998 | |a eng |b 02-28-06 |c a |d m |e - |f eng |g nyu |h 0 |i 1 | ||
| 907 | |a .b37441899 |b 11-24-14 |c 06-17-05 | ||
| 944 | |a MARS - RDA ENRICHED | ||
| 907 | |a .b37441899 |b 06-25-09 |c 06-17-05 | ||
| 907 | |a .b37441899 |b 12-30-08 |c 06-17-05 | ||
| 907 | |a .b37441899 |b 06-05-08 |c 06-17-05 | ||
| 946 | |a da | ||
| 999 | f | f | |i 3e38af0f-cc80-57f2-8ea0-b73661c56fb9 |s b96e8ca0-131e-54c4-936b-bba6f27eb6a8 |
| 952 | f | f | |p Can circulate |a University of Colorado Boulder |b Boulder Campus |c Engineering Math & Physics |d Closed Stacks - Engineering Math & Physics Library - Stacks |e TK7872.F73 S58 2005 |h Library of Congress classification |i book |m U183045540095 |n 1 |