Formal VLSI correctness verification : VLSI Design methods, II : proceedings of the IFIP WG 10.2/WG 10.5 International Workshop on Applied Formal Methods for Correct VLSI Design / sponsored by IMEC, Houthalen, Belgium, 13-16 November, 1989 ; edited by Luc J.M. Claesen.

Saved in:

Bibliographic Details
Corporate Authors:	IPIF WG 10.2/WG 10.5 International Workshop on Applied Formal Methods for Correct VLSI Design Houthalen, Belgium, Interuniversity Micro-Electronics Center
Other Authors:	Claesen, Luc J. M.
Format:	Conference Proceeding Book
Language:	English
Published:	Amsterdam ; New York : New York, N.Y. : North-Holland ; Distributed in the U.S. and Canada, Elsevier Science Pub. Co., 1990.
Subjects:	Integrated circuits > Very large scale integration > Design and construction > Data processing > Congresses. Computer-aided design > Congresses. Integrated circuits > Very large scale integration > Testing > Congresses.

PASCAL Offsite

Holdings details from PASCAL Offsite
Call Number:	TK7874 .I3283 1989a
TK7874 .I3283 1989a	Available Place a Hold