|
|
|
|
| LEADER |
00000cam a2200000xa 4500 |
| 001 |
b6566248 |
| 006 |
m o d |
| 007 |
cr ||||||||||| |
| 008 |
101101s2010 nyu o 000 0 eng d |
| 005 |
20240418143849.5 |
| 019 |
|
|
|a 828795168
|a 889168072
|
| 020 |
|
|
|a 9781441960009
|
| 020 |
|
|
|a 1441960007
|
| 035 |
|
|
|a (OCoLC)spr676700016
|
| 035 |
|
|
|a (OCoLC)676700016
|z (OCoLC)828795168
|z (OCoLC)889168072
|
| 037 |
|
|
|a spr10.1007/978-1-4419-6000-9
|
| 040 |
|
|
|a GW5XE
|b eng
|e pn
|c GW5XE
|d CEF
|d OCLCQ
|d OCLCF
|d BEDGE
|d EBLCP
|d DEBSZ
|d OCLCQ
|
| 049 |
|
|
|a GWRE
|
| 050 |
|
4 |
|a QA76.9.S88
|b S33 2010
|
| 100 |
1 |
|
|a Schaumont, Patrick R.
|
| 245 |
1 |
0 |
|a Hardware/software codesign
|h [electronic resource] /
|c by Patrick R. Schaumont.
|
| 260 |
|
|
|a New York ;
|a London :
|b Springer,
|c 2010.
|
| 300 |
|
|
|a 1 online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent.
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia.
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier.
|
| 505 |
0 |
|
|a A Practical Introduction to Hardware/Software Codesign; Preface; Contents; Part I Basic Concepts; 1 The Nature of Hardware and Software; 1.1 Introducing Hardware/Software Codesign; 1.1.1 Hardware; 1.1.2 Software; 1.1.3 Hardware and Software; 1.1.4 Defining Hardware/Software Codesign; 1.2 The Quest for Energy Efficiency; 1.2.1 Relative Performance; 1.2.2 Energy Efficiency; 1.3 The Driving Factors in Hardware/Software Codesign; 1.4 The Hardware -- Software Codesign Space; 1.4.1 The Platform Design Space; 1.4.2 Application Mapping; 1.5 The Dualism of Hardware Design and Software Design.
|
| 505 |
8 |
|
|a 1.6 More on Modeling1.6.1 Abstraction Levels; 1.7 Concurrency and Parallelism; 1.8 Summary; 1.9 Further Reading; 1.10 Problems; 2 Data Flow Modeling and Implementation; 2.1 The Need for Concurrent Models: An Example; 2.1.1 Tokens, Actors, and Queues; 2.1.2 Firing Rates, Firing Rules, and Schedules; 2.1.3 Synchronous Data Flow Graphs; 2.1.4 SDF Graphs are Determinate; 2.2 Analyzing Synchronous Data Flow Graphs; 2.2.1 Deriving Periodic Admissible Sequential Schedules; 2.2.2 Example: Euclid's Algorithm as an SDF Graph; 2.3 Control Flow Modeling and the Limitations of Data Flow Models.
|
| 505 |
8 |
|
|a 2.3.1 Emulating Control Flow with SDF Semantics2.3.2 Extending SDF Semantics; 2.4 Software Implementation of Data Flow; 2.4.1 Converting Queues and Actors into Software; 2.4.1.1 FIFO Queues; 2.4.1.2 Actors; 2.4.2 Sequential Targets with Dynamic Schedule; 2.4.2.1 Single-Thread Dynamic Schedules; 2.4.2.2 MultiThread Dynamic Schedules; 2.4.3 Sequential Targets with Static Schedule; 2.5 Hardware Implementation of Data Flow; 2.5.1 Single-Rate SDF Graphs; 2.5.2 Pipelining; 2.5.3 Multirate Expansion; 2.6 Summary; 2.7 Further Reading; 2.8 Problems; 3 Analysis of Control Flow and Data Flow.
|
| 505 |
8 |
|
|a 3.1 Data and Control Edges of a C Program3.2 Implementing Data and Control Edges; 3.3 Contruction of the Control Flow Graph; 3.4 Construction of the Data Flow Graph; 3.5 Application: Translating C to Hardware; 3.5.1 Designing the Datapath; 3.5.2 Designing the Controller; 3.6 Single-Assignment Programs; 3.7 Summary; 3.8 Further Reading; 3.9 Problems; Part II The Design Space of Custom Architectures; 4 Finite State Machine with Datapath; 4.1 Cycle-Based Bit-Parallel Hardware; 4.1.1 Wires and Registers; 4.1.2 Precision and Sign; 4.1.3 Hardware Mapping of Expressions; 4.2 Hardware Modules.
|
| 505 |
8 |
|
|a 4.3 Finite State Machines4.4 Finite State Machines with Datapath; 4.4.1 Modeling; 4.4.2 An FSMD is Not Unique; 4.4.3 Implementation; 4.5 Simulation and RTL Synthesis of FSMD; 4.5.1 Simulation; 4.5.2 Code Generation and Synthesis; 4.6 Proper FSMD; 4.7 Language Mapping for FSMD by Example; 4.7.1 GCD in GEZEL; 4.7.2 GCD in Verilog; 4.7.3 GCD in VHDL; 4.7.4 GCD in SystemC; 4.8 Summary; 4.9 Further Reading; 4.10 Problems; 5 Microprogrammed Architectures; 5.1 Limitations of Finite State Machines; 5.1.1 State Explosion; 5.1.2 Exception Handling; 5.1.3 Runtime Flexibility; 5.2 Microprogrammed Control.
|
| 588 |
0 |
|
|a Print version record.
|
| 650 |
|
0 |
|a System design.
|0 http://id.loc.gov/authorities/subjects/sh85131736.
|
| 650 |
|
0 |
|a Systems engineering.
|0 http://id.loc.gov/authorities/subjects/sh85131750.
|
| 650 |
|
7 |
|a System design.
|2 fast
|0 (OCoLC)fst01141401.
|
| 650 |
|
7 |
|a Systems engineering.
|2 fast
|0 (OCoLC)fst01141455.
|
| 776 |
0 |
8 |
|i Print version:
|a Schaumont, Patrick R.
|t Hardware/software codesign.
|d New York ; London : Springer, 2010
|z 9781441959997
|w (OCoLC)620134400.
|
| 856 |
4 |
0 |
|u https://colorado.idm.oclc.org/login?url=http://link.springer.com/10.1007/978-1-4419-6000-9
|z Full Text (via Springer)
|
| 907 |
|
|
|a .b65662489
|b 03-20-20
|c 11-22-10
|
| 998 |
|
|
|a web
|b 05-01-17
|c g
|d b
|e -
|f eng
|g nyu
|h 0
|i 1
|
| 907 |
|
|
|a .b65662489
|b 07-02-19
|c 11-22-10
|
| 944 |
|
|
|a MARS - RDA ENRICHED
|
| 907 |
|
|
|a .b65662489
|b 07-06-17
|c 11-22-10
|
| 907 |
|
|
|a .b65662489
|b 05-23-17
|c 11-22-10
|
| 915 |
|
|
|a I
|
| 956 |
|
|
|a Springer e-books
|
| 956 |
|
|
|b Springer Nature - Springer Engineering eBooks 2010 English International
|
| 956 |
|
|
|b Springer Nature - Springer Engineering eBooks 2010 English International
|
| 999 |
f |
f |
|i d172db3a-b81e-5ba7-b5b9-ec423484005c
|s ac0dfd30-0c4e-519a-b248-8bf06cd7b5b3
|
| 952 |
f |
f |
|p Can circulate
|a University of Colorado Boulder
|b Online
|c Online
|d Online
|e QA76.9.S88 S33 2010
|h Library of Congress classification
|i Ebooks, Prospector
|n 1
|
